A WCDMA/HSDPA baseband processor by Huang,Chien-Jen & Ma,Hsi-Pin
A WCDMA/HSDPA Baseband Processor
Chien-Jen Huang and Hsi-Pin Ma
Department of Electrical Engineering
National Tsing Hua University, HsinChu, Taiwan
Email: cjhuang @larc.ee.nthu.edu.tw, hp @ee.nthu.edu.tw
TABLE I
Abstract- In this paper, a baseband processor including whole DESIGN SPECIFICATION.
transceiver system for WCDMA/HSDPA communications is pre-
sented. In order to resist the non-ideal effect of the wireless
channel, the receiver of the proposed processor consists of a Physical channel CPICH_HS-SCCH1 HSPDSCH
channel estimator for channel estimation and receiver parameters
calculation, a carrier frequency synchronization and timing MCPCHQPSK
synchronization block for carrier frequency offset and clock ModulatidntVpe HS-SCCH QPK
offset compensation, moreover, an adaptive equalizer for IST HS~PDSCH QPSK I 16-QAM
suppression. In receiver architecture design, we adopt applicable CPICH 256 (fxd)
algorithms to design each building blocks, so as to minimize SF HSWCCH 128 (fixed)
the area complexity and power consumption but still with HS-PDSCH 1 ied
good performance. After system architecture design and system
performance simulation, we do some rough evaluation from Detection CPICH Cob et Ddcton
system architecture about the area and power consumption of Chip ratW
the proposed processor. Scrabling code Como1 Gold&& seuence
I. INTRODUCTION Spading code
D s Qn k-1 * +- + +L + ~~~~~~~ufti--cod Up t.1 oiti-cisd transmisionBefore 3G mobile communication systems, the most per-
sonal communication service is voice service limited by trans-
mission data rate. However, in order to increase the transmis-
sion data rate further, 3GPP/WCDMA introduces High Speed
Downlink Packet Access (HSDPA) in Release 4 and 5 [1]-[5]. III. ARCHITECTURE DESIGN
Since the higher modulation, higher coding rate, and more
advance transmission techniques have adopted to achieve A Transmitter
higher system transmission rate, it is a tendency towards There are mainly three incoming data in the transmitter
system complexity increasing. before entering the complex scrambling for processing indi-
In this paper, a digital baseband processor for vidual physical channel data symbols simultaneously. The data
WCDMA/HSDPA communications systems with modified modulation for CPICH and HS-SCCH are QPSK. The data
multiple-dwell detection method for multi-path searching, a mapping of the HS-PDSCH has been adopted under QPSK,
frequency recovery loop to obtain fast carrier synchronization, 16-QAM or even higher order modulation type in the future.
a timing synchronization to provide correct data sampling, There is an AMC functional block to handle the modulation
and finally a chip level equalizer to combat inter-symbol type and the number of multi-code transmission channel via
interference is proposed. a serial to parallel device.
The rest of the paper is as follows. In section II, the HSDPA B. Receiver
system is briefly. Transmitter, receiving techniques and system
performance simulation are provided in section III and section The whole architecture of proposed transceiver system is
IV respectively. Architecture analysis are presented in section shown in Fig. 1. The receiver can be separated into four
V. Finally, some conclusions are given in section VI. parts: synchronization, equalization, de-spreading and symbol
II. SYSTEM DESCRIPTION
The system design specifications are listed in Table 1. The C. Synchronization
proposed baseband transceiver is designed to achieve highest The synchronization part consists of a channel estimator,
data rate of 10 Mbps information bit rate of HS-PDSCH when carrier synchronization, and a timing synchronization.
the system reaches the maximum peak throughput under 16- In HSDPA systems, CPICH is the pilot channel with known
QAM data modulation, 3/4 coding rate, and 15 multi-code pattern for estimating the wireless channel conditions when the
transmitted simultaneously. receiver receives data. The data symbol from transmitter can
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Fig. 1. Block diagram of the receiver.
peak value(Q, pk) peak value of the significant path provided
by channel estimator as shown:
where SMI and SMQ are the I/Q channel symbols consist of F 1
pilot and data information, the spreading code is notated as 4=tan' Qspk (4)
CsP and CSC = (Csci + jCscQ) is the complex scrambling code. L is-pk
The pilot symbol extraction in receiver can be shown as: The Aco can be known by average phasor difference from
consecutive two peak values. That is
Srx&cPICH (n) = Stx(fl)CSpcPIcH (n) * Cc(n)*, (2) /=Ao
where SspCPICH(n) is the corresponding spreading code of kr Q
the CPICH. After removing the spreading code of CPICH and tan Y, (Is pk,i + Qs pk,i) * (Is±pk,(i+1)+ Qs pk,(i+l))*
scrambling code, I/Q values of the received pilot symbols can (5
be re-written as: (5)
Srx-CPICH (n) In CDMA system, the sampling timing reflects on the
256 alignment of the PN code. For that reason, the delay-lock loop
2CspcpicH (n)CspcpicH (n) (Smi ± jSMQ), (DLL) [8]-[10] technique is one of most popular solutions
n=1 (3) for timing synchronization. In this proposed receiver, two
2 x 256(SMI + jSMQ). kinds of timing synchronization have been implemented. First
A matched filter is commonly chosen in the channel esti-
we adopt 4-time oversampling of the input data for coarse
Amator hedrfasteandparallcom nlyhosn thoeerchanlesy l timing synchronization, which can provide the precision ofmator for fast and parallel correlation [6]. However, a symbol 1/8 sampling clock. The other part is the proposed modified
length matched filter may cause huge area overhead. Espe- digital DLL for timing tracking. The block diagram of the
cially, the spreading factor of the CPICH is 256. Therefore, timing recovery loop is shown as Fig. 3. The proposed timing
a pilot symbol length matched filter is unacceptable. In the recovery loop is composed of a interpolator, a loop filter, a
proposed receiver, the multiple-dwell searching algorithm [7] NCO, and the early-late correlator included in the channel
is adopted which can save large area cost without losing the estimator.
system performance seriously. Certainly, it can also reduce the The timing recovery loop starts to work when the channel
power consumption efficiently. Fig. 2 is the block diagram estimator is in tracking mode since the information of the pilot
of proposed channel estimator. It consists of a pre-filter, symbol is output form channel estimator at symbol rate. The
a complex-valued matched filter, a magnitude computation input data of the timing recovery loop is from the early-late
unit, an algorithm control unit and an early-late correlator. correlator in the channel estimator.
Since the multiple-dwell detection algorithm is adopted with 4
detection steps, we just need a 1/4 pilot symbol length matched D. Equalization and De-spreading
filter (256(taps) = 64(chips) * 4(oversampling)) to collect the The rake receiver is most popular and conventional receiver
data symbols from the pre-filter and calculate the segmental in the DS-CDMA system. Unfortunately, the relative power
correlations. The path detection and searching unit (PDSU) density of delay spread of the HSDPA is quite large. This
executes the multiple-dwell detection, and make the decision means that the receiver may encounter large ISI. At this
whether the correlation values of the matched filter outputs scenario, the rake receiver can no longer provide satisfactory
should be accumulated or be discarded by controlling the performance, so an equalizer should be adopted.
scrambling code coefficients. The channel estimator outputs Fig. 4 is the block diagram of proposed adaptive LMS
the delay profile and early-late correlation magnitude for other equalization and de-spreading architecture. This architecture
functional blocks. consists of a random pattern generator, a 14-tapped length
Besides the channel estimator, it contains a phase detector, weight update filter, a 14-tapped length transversal filter and a
initial phase setting block, initial frequency offset block, loop correlator bank. The entire architecture can be separated into
filter and a numerical control oscillator (NCO). The initial two operation modes: training mode and de-spreading mode.
phase offset 4) can be obtained by arctangent operation by I- In general, the training sequence is a random sequence
channel correlation peak value(Ispk) and Q-channel correlation with the properties close to the data symbol. The only one
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Fig 5. Obviously, the maximum data rate of 10.8 Mbps can
h inputt X.... be achieved with satisfactory performance.
Channel Loop NCO
esimator filer B. Fixed-point Simulation
The main objective of the fixed-point simulation is to figure
Code out the minimum word length of the signals in receiver
gen2eratr without critical system performance degradation. The fixed-
point simulation performance approximates to floating-point
Fig. 3. Block diagram of timing synchronization. simulation results.
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Fig. 4. Block diagram of equalization and de-spreading. 0_- 0 5 10 15 20 25
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downlink physical channel with the known symbol pattern in Fig. 5. BER versus SNR for multi-code simulation.
this transceiver system is CPICH. However, the symbol pattern
of this physical channel can not to be served as the training V. ARCHITECTURE ANALYSIS
sequence because of its monotonous symbol pattern. In order
to solve the problem of training sequence, we proposed the Awekon, h n fmi atr cuishayae
concept to generate the random training sequence by receiver complexity and power dissipation in receiver is matched filter
itself. Because the training sequence iS generated by receiver as shown in Fig. 6 in channel estimator and equalization
itself, thus it iS necessary to join the channel conditions in circuit. Consider that, there are three main components ofitrainin seuncefosiuayting the channel ronse. the matched filter: a tapped-delay-line, scrambling coders and
In training mode of LMS algorithm, the training sequence Wallace tree adder. The tapped-delay-line is composed of the
wI training the weight ute Fra filt After shift registers by D-type flip-flops for holding the incoming
finish training the weighting coefficients of update filter, the data. Since the complex scrambling code is bit operator,
system will switch to de-spreading mode. In this mode, all the operation can be accomplished by using two 4 to 1functionail blotck to dentirearchitecture arde. undes wor multiplexers to select the product value. Besides, the Wallacefunctional blocks of entire architecture are under working.
treadrwt h : ar-sv de CA sue o
The filter of the input data symbol is working for eliminating tree adder With the 4:2 carry-save adder (CSA) is used for
the ISI effect with weighting factors from trained coefficients isumminglup the de-scrambi vle. Threfore,nehardwar
of the weight update filter. On the other hand, the random issues analysis can be done by these circuit components. Inpattherngeneratorandweight updatefil FRflther k upatng our hareware issues evaluation, several 1-bit operation unitspattern generator weight update IR filter keeps updating fo
.8g rcs t18Vspl otg r mlydithe weight coefficients to data symbol filter periodically by for 0.18-gm process at 1.8-V supply voltage are employed in
monitoring the channel conditions to make equalization appli- com
cable in variable channel. The estimation results and comparisons of matched filters
are shown in Table 2. Theoretically, by means of (1/4) symbol
IV. SYSTEM SIMULATION length matched filter can get 75% area and power reduction.
Practically, there still need an additional logic control circuit
block to execute the multiple-dwell algorithm we call PDSU
The floating point simulation results are used to evaluate previously. From Table 2, it is not hard to observe that the logic
system performance. The channel model adopted here is PB3 control circuit does not take much area and power. Therefore,
propagation condition of multi-path fading environment for by this algorithm, it still can achieve 50% area and power
HSDPA specified in 3GPP standard under 16-QAM. Moreover, reduction as shown in Table2.
3-ppm carrier frequency offset and clock offset (6000 Hz Besides matched filter, another component plays an impor-
relative to the 2GHz RF frequency and 15.36 MHz sample tant role of this baseband processor is LMS equalization. For
clock) are considered. The multi-code simulation is shown as convenience to analyze the dominant operation complexity of
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Fig. 6. Proposed matched filter architecture. higher modulation and some advanced transmission techniques
TABLE II have been adopted to achieve higher transmission data rate, the
EVALUATIONOFTHEAREA AND1OW91 OMSUPTI4 N 51%MATincreasing of hardware complexity and power consumption is
FILTER. undoubtedly true. The multiple-dwell algorithm is adopted todesign the complex matched filter in channel estimator. Via
Estirn6tioh ItlbMns 1024 taps Thit Wblk RledlLittion RAIJ some preliminary analysis of matched filter and equalization,
d rmalizd Are ha o1 areacom(0ex)tR anH power savPng areexAecleo 4tea1izdPoe 136 03792 T[line]. lae: t
Ait 1477632 1738816 1 50% proposed matched filter compared to a full-tap matched filter
,~~~~~~~~~~~~~~~set (Rles 5. TS2.85 v00. [nie. Aviale tp
rn)m2 i ~rnblTuRqc:iuEIbd I
AwjkMtMeI 534380 1z262920 51 ff but still with satisfactory performance. Furthermore, advanced
th euaizon,lbdid6labreiakdowof--- 28997t component--- arithmetical algorithm and efficient implementations can be
Evidbet l Aly t 3363692m i 1629628d et6% used to replace complex multipliers in equalization block toPbW@r wol@li I 145 1 a612 | 75% reduce implementation cost further.
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